- US12159057utility2024Implementing Data Flows of an Application Across a Memory Hierarchy of a Data Processing Array0 cites
- US12159212utility2024Shared Depthwise Convolution0 cites
- US12160256utility2024Dac-based Transmit Driver Architecture with Improved Bandwidth0 cites
- US12153457utility2024Cascaded Reference Based Thin-oxide Only N-well Steering Circuit for Contention Solution in Multi-supply Designs0 cites
- US12153458utility2024Method for Implementing an I/O Buffer0 cites
- US12154617utility2024Yield Recovery Scheme for Memory0 cites
- US12147369utility2024Spatial Distribution in a 3D Data Processing Unit0 cites
- US12147379utility2024Scalable Acceleration of Reentrant Compute Operations0 cites
- US12148464utility2024Current Leakage Management Controller for Reading from Memory Cells0 cites
- US12149348utility2024Fast Clock Domain Crossing Architecture for High Frequency Trading (HFT)0 cites
- US12136613utility2024Chip Package with Near-die Integrated Passive Device0 cites
- US12124323utility2024Register Integrity Check in Configurable Devices0 cites
- US12126335utility2024Dac-based Transmit Driver Architecture with Improved Bandwidth0 cites
- US12111784utility2024Noc Buffer Management for Virtual Channels0 cites
- US12104949utility2024Circuits and Methods for Digital DC Stabilization of Optical Receivers0 cites
- US12105658utility2024Intra-chip and Inter-chip Data Protection0 cites
- US12105667utility2024Device with Data Processing Engine Array That Enables Partial Reconfiguration0 cites
- US12105716utility2024Parallel Compute Offload to Database Accelerator0 cites