- US12484249utility2025Gate Structures in Transistors and Method of Forming Same0 cites
- US12484240utility2025Semiconductor Device and Methods of Forming the Same0 cites
- US12480223utility2025Apparatus and Method for Use with a Substrate Chamber0 cites
- US12482787utility2025Semiconductor Packaging and Methods of Forming Same0 cites
- US12482785utility2025Trim Free Wafer Bonding Methods and Devices0 cites
- US12482705utility2025Conductive Feature Formation and Structure Using Bottom-up Filling Deposition0 cites
- US12482685utility2025Apparatus and Methods for Automatically Handling Die Carriers0 cites
- US12482658utility2025Conductive Features of Semiconductor Devices and Methods of Forming the Same0 cites
- US12482655utility2025EUV Photomask and Related Methods0 cites
- US12482654utility2025System and Method for Multiple Step Directional Patterning0 cites
- US12477783utility2025Gate-all-around Structure with Self Substrate Isolation and Methods of Forming the Same0 cites
- US12477811utility2025High-k Gate Dielectric0 cites
- US12477775utility2025Nanostructure Field-effect Transistor Device and Method of Forming0 cites
- US12477764utility2025Method of Manufacturing a Source/drain of a Semiconductor Device Using Multiple Implantation Processes0 cites
- US12477756utility2025Metal-insulator-metal Structure and Methods of Fabrication Thereof0 cites
- US12477747utility2025Memory Device0 cites
- US12476164utility2025Semiconductor Package and Method0 cites
- US12476146utility2025Self-aligned Scheme for Semiconductor Device and Method of Forming the Same0 cites
- US12476145utility2025Self-aligned Cut-metal Layer Method0 cites
- US12476141utility2025Fin Field Effect Transistor (finfet) Device Structure with Interconnect Structure0 cites