- US12495607utility2025Isolation Structures for Semiconductor Devices0 cites
- US12495606utility2025Gate Isolation Structure0 cites
- US12495601utility2025Gate Structure for Semiconductor Device0 cites
- US12495579utility2025Semiconductor Device with Leakage Current Suppression and Method of Forming the Same0 cites
- US12490510utility2025Semiconductor Device and Method of Forming the Same0 cites
- US12490508utility2025Semiconductor Device and Method0 cites
- US12490496utility2025Metal Gate Structure and Methods of Fabricating Thereof0 cites
- US12490478utility2025Semiconductor Device0 cites
- US12490476utility2025Method and Device for Boosting Performance of Finfets via Strained Spacer0 cites
- US12490456utility2025Multigate Device Having Reduced Contact Resistivity0 cites
- US12489029utility2025Redistribution Structure with Warpage Tuning Layer0 cites
- US12489027utility2025Semiconductor Device and Method of Manufacture0 cites
- US12489016utility2025Integrated Circuit Packages and Methods of Forming the Same0 cites
- US12489001utility2025Wet Etch Apparatus0 cites
- US12486597utility2025Apparatus and Method for Use with a Substrate Chamber0 cites
- US12484323utility2025Stacked Image Sensor Device and Method of Forming Same0 cites
- US12484298utility2025Semiconductor Structure with Self-aligned Backside Power Rail0 cites
- US12484292utility2025Methods of Reducing Parasitic Capacitance in Semicondutor Devices0 cites
- US12484277utility2025Tuning Threshold Voltage in Field-effect Transistors0 cites
- US12484257utility2025Method of Forming Gate Structures for Nanostructures0 cites