- US12340157utility2025Non-functional Loopback-paths Removal from Io-pads Using Logic Replication0 cites
- US12340864utility2025Interface Level-shifter Dual-rail Memory Architecture0 cites
- US12340865utility2025Reduced Circuit Area Memory Device with a Half-word Memory Architecture0 cites
- US12332301utility2025Measuring Device Defect Sensitization in Transistor-level Circuits0 cites
- US12320839utility2025Distributed Test Pattern Generation and Synchronization0 cites
- US12320848utility2025Superconductive Integrated Circuit Devices with On-chip Testing0 cites
- US12321675utility2025Incremental Compilation for Fpga-based Systems0 cites
- US12314350utility2025Pay-per-use Metering Service for Electronic Design Automation Workloads in the Cloud0 cites
- US12314572utility2025Conflict Detection and Address Arbitration for Routing Scatter and Gather Transactions for a Memory Bank0 cites
- US12316326utility2025Delay Circuit0 cites
- US12306732utility2025Trace Buffer Data Management for Emulation Systems0 cites
- US12307178utility2025Structural Analysis for Determining Fault Types in Safety Related Logic0 cites
- US12307179utility2025Detecting Simulation, Emulation and Prototyping Issues Using Static Analysis Tools0 cites
- US12307187utility2025Circuit Design Having an Improved Clock Tree0 cites
- US12308091utility2025Pseudo-2-port Memory with Dual Pre-charge Circuits0 cites
- US12298841utility2025Failure Prediction of Field-deployed Mission Critical Integrated Circuit Chips Using Artificial Intelligence0 cites
- US12299357utility2025Method for Automated Topology Recognition and Functional Annotation of Analog/mixed-signal Circuits0 cites
- US12299448utility2025Store Instruction Merging with Pattern Detection0 cites
- US12300493utility2025Isolating Ion Implantation of Silicon Channels for Integrated Circuit Layout0 cites