- US12380015utility2025Predicting Tests Based on Change-list Descriptions0 cites
- US12373628utility2025Virtual Isolated Pattern Layer: Isolated Pattern Recognition, Extraction and Compression0 cites
- US12368100utility2025Interconnects, Inductors, Transformers, and Power Architectures for Circuits0 cites
- US12368420utility2025Constant-gain Bias Circuit0 cites
- US12367334utility2025Runtime and Memory Efficient Attribute Query Handling for Distributed Engine0 cites
- US12367911utility2025Dynamic Gate Control Signal Supply Voltage Generation in Electronic Circuits0 cites
- US12361509utility2025Semiconductor Process Simulation on Graphics Processing Unit (GPU) with Multi-level Data Structure0 cites
- US12361194utility2025Dynamic Clock Tree Planning Using Feedtiming Cost0 cites
- US12361990utility2025Memory with External Clock Synchronized Operation0 cites
- US12352811utility2025Validating Test Patterns Ported Between Different Levels of a Hierarchical Design of an Integrated Circuit0 cites
- US12354656utility2025Reducing Memory Device Bitline Leakage0 cites
- US12353810utility2025Unified Power Format Annotated RTL Image Recognition to Accelerate Low Power Verification Convergence0 cites
- US12353809utility2025Transformations for Multicycle Path Prediction of Clock Signals0 cites
- US12353426utility2025Assigning Device0 cites
- US12353307utility2025Random Instruction-side Stressing in Post-silicon Validation0 cites
- US12353813utility2025Accounting for Steady State Noise in Bit Response Superposition Based Eye Diagram Simulation0 cites
- US12353570utility2025Side-channel Resilient Public Key Cryptography0 cites
- US12348344utility2025Configurable Transmitter Architecture for Supporting Multiple Data Rates0 cites
- US12347522utility2025On-chip Automation of Clock-to-q Access Time Measurement of a Memory Device0 cites
- US12340155utility2025Detecting Instability in Combinational Loops in Electronic Circuit Designs0 cites