- US12292832utility2025Memory Coherence Protocol for Communicating Data Associated with a Shared State Between Processor Cores0 cites
- US12293139utility2025Partitioning a Circuit for Distributed Balanced Independent Simulation Jobs with Upper-bounded Memory0 cites
- US12293279utility2025Neural Network Based Mask Synthesis for Integrated Circuits0 cites
- US12288020utility2025Integrated Circuit Design and Layout with Multiple Interpreters0 cites
- US12282063utility2025Scan Chain Formation for Improving Chain Resolution0 cites
- US12277055utility2025Address Mapping for a Memory System0 cites
- US12277200utility2025Fail-safe Software Access Licensing Control on a per Project Basis Without a Priori Knowledge of Project Details0 cites
- US12277372utility2025Multi-cycle Test Generation and Source-based Simulation0 cites
- US12277374utility2025Synthesis Placement Bounds Based on Physical Timing Analysis0 cites
- US12270857utility2025Signal Integrity Monitoring System0 cites
- US12271668utility2025Finding Equivalent Classes of Hard Defects in Stacked MOSFET Arrays0 cites
- US12272424utility2025Reducing Spurious Write Operations in a Memory Device0 cites
- US12265122utility2025Memory Profiler for Emulation0 cites
- US12265325utility2025Inverse Lithography and Machine Learning for Mask Synthesis0 cites
- US12265779utility2025Clock Aware Simulation Vector Processor0 cites
- US12266413utility2025Built-in Self-test Circuit for Row Hammering in Memory0 cites
- US12259746utility2025Dynamic Clock Scaling Using Compression and Serialization0 cites
- US12259806utility2025Managing High Performance Simulation Representation of an Emulation System0 cites
- US12254255utility2025Glitch Identification and Power Analysis Using Simulation Vectors0 cites
- US12254256utility2025Diagnosis of Inconsistent Constraints in a Power Intent for an Integrated Circuit Design0 cites