- US11837268utility2023Multi-element Ferroelectric Gain Memory Bit-cell Having Stacked and Folded Planar Capacitors with Lateral Offset0 cites
- US11837664utility2023Doped Polar Layers and Semiconductor Device Incorporating Same0 cites
- US11839070utility2023High Density Dual Encapsulation Materials for Capacitors and Methods of Fabrication0 cites
- US11839088utility2023Integrated via and Bridge Electrodes for Memory Array Applications and Methods of Fabrication0 cites
- US11829699utility2023Method to Segregate Logic and Memory Into Separate Dies for Thermal Management in a Multi-dimensional Packaging0 cites
- US11832451utility2023High Density Ferroelectric Random Access Memory (feram) Devices and Methods of Fabrication0 cites
- US11832095utility2023Wearable Identity Device for Fingerprint Bound Access to a Cloud Service0 cites
- US11823725utility2023Apparatus and Method for Endurance of Non-volatile Memory Banks via Multi-level Wear Leveling0 cites
- US11816408utility2023Computer-aided Design Tool for Majority or Minority Inverter Graph Synthesis0 cites
- US11817859utility2023Asynchronous Circuit with Multi-input Threshold Gate Logic and 1-input Threshold Gate0 cites
- US11809801utility2023Computer-aided Design Tool for Circuit Logic Initialization0 cites
- US11810608utility2023Manganese or Scandium Doped Multi-element Non-linear Polar Material Gain Memory Bit-cell0 cites
- US11811402utility2023Asynchronous Validity Tree Circuit Using Multi-function Threshold Gate with Input Based Adaptive Threshold0 cites
- US11790969utility2023Apparatus and Method for Endurance of Non-volatile Memory Banks via Outlier Compensation0 cites
- US11791233utility2023Ferroelectric or Paraelectric Memory and Logic Chiplet with Thermal Management in a Multi-dimensional Packaging0 cites
- US11792997utility2023Common Mode Compensation for Differential Multi-element Non-linear Polar Material Based Gain Memory Bit-cell0 cites