- US11869562utility2024Apparatus and Method for Endurance of Non-volatile Memory Banks via Wear Leveling in a Round Robin Fashion0 cites
- US11869843utility2024Integrated Trench and via Electrode for Memory Device Applications and Methods of Fabrication0 cites
- US11869928utility2024Dual Hydrogen Barrier Layer for Memory Devices0 cites
- US11871583utility2024Ferroelectric Memory Devices0 cites
- US11871584utility2024Multi-level Hydrogen Barrier Layers for Memory Applications0 cites
- US11861278utility2024Computer-aided Design Tool for Gate Pruning0 cites
- US11861279utility2024Computer-aided Design Tool for Inverter Minimization0 cites
- US11862517utility2024Integrated Trench and via Electrode for Memory Device Applications0 cites
- US11863183utility2024Low Power Non-linear Polar Material Based Threshold Logic Gate Multiplier0 cites
- US11863184utility2024Asynchronous Validity Tree Circuit Using Multi-function Threshold Gate with Input Based Adaptive Threshold0 cites
- US11853666utility2023Computer-aided Design Tool for Wide-input Logic Initialization0 cites
- US11854593utility2023Ferroelectric Memory Device Integrated with a Transition Electrode0 cites
- US11855626utility2023Asynchronous Consensus Circuit with Stacked Linear or Paraelectric Non-planar Capacitors0 cites
- US11855627utility2023Asynchronous Consensus Circuit Using Multi-function Threshold Gate with Input Based Adaptive Threshold0 cites
- US11848386utility2023B-site Doped Perovskite Layers and Semiconductor Device Incorporating Same0 cites
- US11841757utility2023Method and Apparatus for Cycle-by-cycle Clock Gating of Ferroelectric or Paraelectric Logic and CMOS Based Logic0 cites
- US11844203utility2023Conductive and Insulative Hydrogen Barrier Layer for Memory Devices0 cites
- US11844223utility2023Ferroelectric Memory Chiplet as Unified Memory in a Multi-dimensional Packaging0 cites
- US11836102utility2023Low Latency and High Bandwidth Artificial Intelligence Processor0 cites