- US11955153utility2024Multi-element Gain Memory Bit-cell Having Stacked and Folded Planar Memory Elements with and Without Offset0 cites
- US11949017utility2024Doped Polar Layers and Semiconductor Device Incorporating Same0 cites
- US11949018utility2024Doped Polar Layers and Semiconductor Device Incorporating Same0 cites
- US11942133utility2024Pedestal-based Pocket Integration Process for Embedded Memory0 cites
- US11922105utility2024Computer-aided Design Tool for Minimum Gate Count Initialization0 cites
- US11923848utility2024Majority or Minority Logic Gate with Non-linear Input Capacitors Without Reset0 cites
- US11916149utility2024Doped Polar Layers and Semiconductor Device Incorporating Same0 cites
- US11908943utility2024Manganese-doped Perovskite Layers and Semiconductor Device Incorporating Same0 cites
- US11909391utility2024Asynchronous Completion Tree Circuit Using Multi-function Threshold Gate with Input Based Adaptive Threshold0 cites
- US11910618utility2024Multi-element Ferroelectric Gain Memory Bit-cell Having Stacked and Folded Non-planar Capacitors0 cites
- US11901891utility2024Asynchronous Consensus Circuit with Stacked Ferroelectric Planar Capacitors0 cites
- US11903219utility2024Multi-element Ferroelectric Gain Memory Bit-cell Having Stacked and Folded Planar Capacitors0 cites
- US11888066utility2024Doped Polar Layers and Semiconductor Device Incorporating Same0 cites
- US11888067utility2024B-site Doped Perovskite Layers and Semiconductor Device Incorporating Same0 cites
- US11888479utility2024Non-linear Polar Material Based Low Power Multiplier with NOR and NAND Gate Based Reset Mechanism0 cites
- US11875836utility2024Apparatus and Method for Endurance of Non-volatile Memory Banks via Wear Leveling with Linear Indexing0 cites