- US12461684utility2025Scheduling Processing-in-memory Transactions0 cites
- US12461787utility2025Method of Task Transition Between Heterogenous Processors0 cites
- US12461872utility2025Semiconductor Device for Performing Data Reduction for Processing Arrays0 cites
- US12462186utility2025Stacked Dies for Machine Learning Accelerator0 cites
- US12462889utility2025Memory Verification Using Processing-in-memory0 cites
- US12455700utility2025Increased Shift Frequency for Multi-chip-module Scan0 cites
- US12455823utility2025Super-temporal Cache Replacement Policy0 cites
- US12455826utility2025Dynamic Caching Policies for Processing-in-memory0 cites
- US12456500utility2025Control of Dual-voltage Memory Operation0 cites
- US12457347utility2025Combined Upscaler and LCEVC Encoder0 cites
- US12455830utility2025Efficient Cache Data Storage for Iterative Workloads0 cites
- US12455999utility2025Metal Zero Power Ground Stub Route to Reduce Cell Area and Improve Cell Placement at the Chip Level0 cites
- US12455831utility2025Address Translation Service Management0 cites
- US12449888utility2025Technique for Improving Power State Transition Latency for Computing Device0 cites
- US12450170utility2025Configurable Cache Replacement0 cites
- US12452173utility2025Reduced Mesh Lane Routing0 cites
- US12443358utility2025System and Method for Transferring Data from Non-volatile Memory to a Process Accelerator0 cites
- US12443407utility2025Accelerated Processing Device and Method of Sharing Data for Machine Learning0 cites
- US12443416utility2025Distributed Geometry0 cites
- US12443702utility2025Protection Against Branch Target Buffer Poisoning by a Management Layer0 cites