- US12495176utility2025Media Content Modification Using User Profiles0 cites
- US12487284utility2025Testing Multi-cycle Paths Using Scan Test0 cites
- US12487765utility2025System Memory Training with Chipset Attached Memory0 cites
- US12487930utility2025Dynamic Accounting of Cache for GPU Scratch Memory Usage0 cites
- US12487931utility2025Uniform Cache System for Fast Data Access0 cites
- US12487933utility2025Cache Grouping for Increasing Performance and Fairness in Shared Caches0 cites
- US12487942utility2025Enhanced Page Information Co-processor0 cites
- US12488171utility2025Through Silicon via Macro with Dense Layout for Placement in an Integrated Circuit Floorplan0 cites
- US12489447utility2025Multi-phase Clock Gating with Phase Selection0 cites
- US12488528utility2025Vertex Index Routing Through Culling Shader for Two Level Primitive Batch Binning0 cites
- US12481594utility2025Dynamically Altering Tracking Granularity in a Region-based Cache Directory0 cites
- US12482738utility2025Systems and Methods for Dimensioning a Land Grid Array Pad0 cites
- US12474763utility2025Processor Power Management Utilizing Dedicated DMA Engines0 cites
- US12474855utility2025Duplicating Memory Content with Chipset Attached Memory0 cites
- US12474926utility2025Fused Data Generation and Associated Communication0 cites
- US12475026utility2025Emulating Performance of Prior Generation Platforms0 cites
- US12468480utility2025Alleviating Interconnect Traffic in a Disaggregated Memory System0 cites
- US12468632utility2025Method for Embedding Rows Prefetching in Recommendation Models0 cites
- US12468630utility2025Method to Implement Set-associative Cache Controller0 cites
- US12461166utility2025On-die Power Supply Monitor Design0 cites