- US12444890utility2025Power Cable with Different Types of Connectors0 cites
- US12436763utility2025Lookup Table (LUT) Vector Instruction0 cites
- US12436767utility2025System and Method for Scheduling Operations in a Graphics Pipeline0 cites
- US12436887utility2025Data-driven Precision for Memory Access0 cites
- US12436898utility2025Cache Injection and Prefetch Mechanisms for Improving Multi-die Processing System Performance0 cites
- US12437200utility2025Accelerating Neural Networks with One Shot Skip Layer Pruning0 cites
- US12437827utility2025DRAM Specific Interface Calibration via Programmable Training Sequences0 cites
- US12427413utility2025Automatic In-game Subtitles and Closed Captions0 cites
- US12429932utility2025Lid Carveouts for Processor Lighting0 cites
- US12430179utility2025Distribution of a Workload Among Nodes of a System with a NUMA Architecture0 cites
- US12430136utility2025Systems and Methods for Branch Misprediction Aware Cache Prefetcher Training0 cites
- US12430253utility2025Selectable Slice Mapping0 cites
- US12430257utility2025Smart Cache Cleaner0 cites
- US12423006utility2025Low Power Memory State During Non-idle Processor State0 cites
- US12423243utility2025Systems and Methods for Reducing Cache Fills0 cites
- US12423116utility2025Policer Synchronization Across Multiple Pipelines in a DPU0 cites
- US12423241utility2025Shadow Tag Management for Accelerator Partitions0 cites
- US12423255utility2025Programmable Traffic Ingress Direction for Reduced Latency in a DPU0 cites
- US12424560utility2025Semiconductor Chip Device0 cites
- US12422990utility2025Extended Training for Memory0 cites