- US12334930utility2025Low Latency Phase Alignment for Parallel Data Paths0 cites
- US12332801utility2025Descriptor Cache Eviction for Multi-queue Direct Memory Access0 cites
- US12327077utility2025Deadlock Detection and Prevention for Routing Packet-switched Nets in Electronic Systems0 cites
- US12314735utility2025Data Processing Array Event Trace and Profiling Using Processor System Executed Kernels0 cites
- US12314863utility2025Determining Quantization Scale Factors for Layers of a Machine Learning Model0 cites
- US12315781utility2025Heat Spreader for a Semiconductor Package0 cites
- US12316341utility2025Cross-coupled Capacitive Elements in Highspeed DAC0 cites
- US12307217utility2025Dynamic Adjustment of Floating Point Exponent Bias for Exponent Compression0 cites
- US12298887utility2025Data Processing Array Event Trace Customization, Offload, and Analysis0 cites
- USRE050370reissue2025Active-by-active Programmable Device0 cites
- US12271332utility2025Redundancy Scheme for Activating Circuitry on a Base Die of a 3D Stacked Device0 cites
- US12271670utility2025Testbench for Sub-design Verification0 cites
- US12271818utility2025Implementation-tuned Architecture for Neural Network Processing in a Learned Transform Domain0 cites
- US12273668utility2025Multi-die Non-blocking Crossbar Switch0 cites
- US12259833utility2025Descriptor Fetching for a Multi-queue Direct Memory Access System0 cites
- US12261603utility2025Adaptive Integrated Programmable Device Platform0 cites
- US12254253utility2025Resource Estimation for Implementing Circuit Designs Within an Integrated Circuit0 cites
- US12248761utility2025Deterministic Reset Mechanism for Asynchronous Gearbox Fifos for Predictable Latency0 cites
- US12248786utility2025Instruction Set Architecture for Data Processing Array Control0 cites