- US12461877utility20253D Stacked Device Having Improved Data Flow0 cites
- US12462082utility2025Satisfying Circuit Design Constraints Using a Combination of Machine Learning Models0 cites
- US12463143utility2025Chip Package with Core Embedded Integrated Devices0 cites
- US12455805utility2025High Performance Trace Offload Circuit Architecture0 cites
- US12449835utility2025Measuring and Compensating for Clock Tree Variation0 cites
- US12451972utility2025Methods and Apparatuses for Wavelength Locking for Optical Wavelength Division Multiplexed Micro-ring Modulators0 cites
- US12451977utility2025Transceiver Loopback Testing0 cites
- US12452076utility2025Authentication System Having Pipelined Processing0 cites
- US12443832utility2025Neural Network Architecture with High Bandwidth Memory (HBM)0 cites
- US12445395utility2025Network Interface Device0 cites
- US12430275utility2025Methods to Extend Noc Interconnect Across Multiple Dice in 3D0 cites
- US12431416utility2025Chip Package with Integrated Current Control0 cites
- US12424580utility2025Chip Package with Integrated Off-die Inductor0 cites
- US12425036utility2025Mitigating Gain Mismatch Interference in Analog-to-digital Converter Circuitry0 cites
- US12425974utility2025Power and Temperature Driven Bandwidth Throttling Using Delay Insertion0 cites
- US12411168utility2025Software Defined Device Variants0 cites
- US12411785utility2025Direct Memory Access System with Read Reassembly Circuit0 cites
- US12411780utility2025Variable Buffer Size Descriptor Fetching for a Multi-queue Direct Memory Access System0 cites
- US12411789utility2025Data Bus Width Configurable Interconnection Circuitry0 cites