- US12506798utility2025Network Interface Device0 cites
- US12499073utility2025Network Interface Device0 cites
- US12499076utility2025Inline Configuration Processor0 cites
- US12499919utility2025Adaptive Write Scheme for Memory Devices0 cites
- US12493472utility2025Configuration of Manager-subordinate Connectivity Paths of a System-on-chip0 cites
- US12493576utility2025Machine Learning Model Updates to ML Accelerators0 cites
- US12487268utility2025Equipment Design and Testing Using In-situ On-die Time-domain Reflectometry0 cites
- US12487772utility2025Boosted Driver Circuitry of a Low Voltage Supply Memory Controller0 cites
- US12487831utility2025Systems and Methods for Managing Order of Command Processing0 cites
- US12488166utility2025Implementing Burst Transfers for Predicated Memory Accesses in Loop Bodies for High-level Synthesis0 cites
- US12489443utility2025Low Power Driver Scheme for On-chip and Interposer Based Data Transmission0 cites
- US12489445utility2025Driver Circuitry with Reduced Intersymbol Interference Jitter0 cites
- US12489549utility2025System-level Techniques for Error Correction in Chip-to-chip Interfaces0 cites
- US12481718utility2025Hardware Acceleration of Affine Transformations0 cites
- US12482715utility2025Chip Package with Core Embedded Integrated Passive Device0 cites
- US12482756utility2025Connectivity Layer in 3D Devices0 cites
- US12474866utility2025Interconnect Circuitry for Multi-channel and Multi-requester Memory Systems0 cites
- US12476193utility2025Routing a Communication Bus Within Multiple Layers of a Printed Circuit Board0 cites
- US12476732utility2025Network Interface Device with Frame Sequence Value Checking0 cites
- US12468581utility2025Inter-kernel Dataflow Analysis and Deadlock Detection0 cites