- US11714779utility2023Noc Relaxed Write Order Scheme0 cites
- US11714950utility2023Automated Timing Closure on Circuit Designs0 cites
- US11716089utility2023Delay-tracking Biasing for Voltage-to-time Conversion0 cites
- US11709275utility2023Root Monitoring on an FPGA Using Satellite Adcs0 cites
- US11709522utility2023Power and Temperature Driven Clock Throttling0 cites
- US11709521utility2023Synchronous Clock Domain Crossing Skew Optimization and Multi-clock Buffer (MBUFG)0 cites
- US11711081utility2023Low Frequency Power Supply Spur Reduction in Clock Signals0 cites
- US11709790utility2023Spatial Distribution in a 3D Data Processing Unit0 cites
- US11709624utility2023System-on-chip Having Multiple Circuits and Memory Controller in Separate and Independent Power Domains0 cites
- US11705910utility2023Fast Line Rate Switching in Peripheral Component Interconnect Express (pcie) Analyzers0 cites
- US11704536utility2023Convolution Circuitry0 cites
- US11704535utility2023Hardware Architecture for a Neural Network Accelerator0 cites
- US11693805utility2023Routing Network Using Global Address Map with Adaptive Main Memory Expansion for a Plurality of Home Agents0 cites
- US11693777utility2023Network Interface Device Supporting Multiple Interface Instances to a Common Bus0 cites
- US11695669utility2023Network Interface Device0 cites
- US11695535utility2023Reconfigurable Mixer Design Enabling Multiple Radio Architectures0 cites
- US11695229utility2023Auxiliary Power Connector PCB0 cites
- US11695397utility2023Offset Circuitry and Threshold Reference Circuitry for a Capture Flip-flop0 cites
- US11694066utility2023Machine Learning Runtime Library for Neural Network Acceleration0 cites
- US11693808utility2023Multi-die Integrated Circuit with Data Processing Engine Array0 cites