- US11755801utility2023Data Flow Graph Refinement Using Range Set Information for Improved Synthesis0 cites
- US11755511utility2023Data Bus Inversion Using Multiple Transforms0 cites
- US11755804utility2023Hybrid Synchronous and Asynchronous Control for Scan-based Testing0 cites
- US11750195utility2023Compute Dataflow Architecture0 cites
- US11750185utility2023Calibrated Linear Duty Cycle Correction0 cites
- US11748289utility2023Protocol Aware Bridge Circuit for Low Latency Communication Among Integrated Circuits0 cites
- US11743051utility2023Blockchain Machine Compute Acceleration Engine with a Block Verify and a Block Validate0 cites
- US11743134utility2023Programmable Traffic Management Engine0 cites
- US11734217utility2023Software or Firmware Managed Hardware Capability and Control Configuration for Pcie Devices0 cites
- US11730325utility2023Dual Mode Interconnect0 cites
- US11735519utility2023In-package Passive Inductive Element for Reflection Mitigation0 cites
- US11733980utility2023Application Implementation and Buffer Allocation for a Data Processing Engine Array0 cites
- US11728962utility2023Multi-phase Clock Signal Generation Circuitry0 cites
- US11726928utility2023Network Interface Device with Bus Segment Width Matching0 cites
- US11726936utility2023Multi-host Direct Memory Access System for Integrated Circuits0 cites
- US11721373utility2023Shared Multi-port Memory from Single Port0 cites
- US11720422utility2023Unified Container for Hardware and Software Binaries0 cites
- US11720255utility2023Random Reads Using Multi-port Memory and On-chip Memory Blocks0 cites
- US11721651utility2023Communication Between Integrated Circuit (IC) Dies in Wafer-level Fan-out Package0 cites
- US11720735utility2023Flat Shell for an Accelerator Card0 cites