Patents/Assignees

Ventana Micro Systems Inc.

74 patents in portfolio

US12332793utility2025
Unforwardable Load Instruction Re-execution Eligibility Based on Cache Update by Identified Store Instruction
0 cites
US12299449utility2025
Performance and Power Efficient Processor When Switching Between Fetching from Decoded and Non-decoded Instruction Sources
0 cites
US12282430utility2025
Macro-op Cache Data Entry Pointers Distributed as Initial Pointers Held in Tag Array and Next Pointers Held in Data Array for Efficient and Performant Variable Length Macro-op Cache Entries
0 cites
US12253951utility2025
Microprocessor with Branch Target Buffer Whose Entries Include Fetch Block Hotness Counters Used for Selective Filtering of Macro-op Cache Allocations
0 cites
US12229252utility2025
Microprocessor That Prevents Store-to-load Forwarding Between Different Translation Contexts
0 cites
US12216583utility2025
Macro-op Cache Data Entry Pointers Distributed as Initial Pointers Held in Tag Array and Next Pointers Held in Data Array for Efficient and Performant Variable Length Macro-op Cache Entries
0 cites
US12182019utility2024
Microprocessor That Prevents Same Address Load-load Ordering Violations Using Physical Address Proxies
0 cites
US12117937utility2024
Using Physical Address Proxies to Handle Synonyms When Writing Store Data to a Virtually-indexed Cache
0 cites
US12118076utility2024
Physically-tagged Data Cache Memory That Uses Translation Context to Reduce Likelihood That Entries Allocated During Execution Under One Translation Context Are Accessible During Execution Under Another Translation Context
0 cites
US12118360utility2024
Branch Target Buffer Miss Handling
0 cites
US12106111utility2024
Prediction Unit with First Predictor That Provides a Hashed Fetch Address of a Current Fetch Block to Its Own Input and to a Second Predictor That Uses It to Predict the Fetch Address of a Next Fetch Block
0 cites
US12099448utility2024
Virtually-indexed Cache Coherency Using Physical Address Proxies
0 cites
US12093179utility2024
Store-to-load Forwarding Correctness Checks Using Physical Address Proxies Stored in Load Queue Entries
0 cites
US12086063utility2024
Physical Address Proxy Reuse Management
0 cites
US12086245utility2024
Processor That Prevents Speculative Execution Across Translation Context Change Boundaries to Mitigate Side Channel Attacks
0 cites
US12079126utility2024
Unforwardable Load Instruction Re-execution Eligibility Based on Cache Update by Identified Store Instruction
0 cites
US12079129utility2024
Using Physical Address Proxies to Accomplish Penalty-less Processing of Load/store Instructions Whose Data Straddles Cache Line Address Boundaries
0 cites
US12073220utility2024
Store-to-load Forwarding Correctness Checks at Store Instruction Commit
0 cites
US12061555utility2024
Non-cacheable Access Handling in Processor with Virtually-tagged Virtually-indexed Data Cache
0 cites
US12045619utility2024
Store-to-load Forwarding Correctness Checks at Store Instruction Commit
0 cites

← PreviousPage 2 of 4Next →