- US12419099utility2025Method for Manufacturing Semiconductor Device0 cites
- US12419102utility2025Semiconductor Devices0 cites
- US12419101utility2025Integrated Circuit Device0 cites
- US12419094utility2025Semiconductor Device with Trimmed Channel Region and Method of Making the Same0 cites
- US12419092utility2025Fin Structures Having Varied Fin Heights for Semiconductor Device0 cites
- US12419088utility2025Semiconductor Structure and Method of Manufacturing the Same0 cites
- US12419077utility2025Method for Forming Dual Silicide in Manufacturing Process of Semiconductor Structure0 cites
- US12419076utility2025Semiconductor Device and Method0 cites
- US12419074utility2025Barrier Structure Configured to Increase Performance of III-V Devices0 cites
- US12419064utility2025Trench Capacitor0 cites
- US12419061utility2025Cross-point Architecture for PCRAM0 cites
- US12419057utility2025Semiconductor Device, Integrated Circuit and Method of Manufacturing the Same0 cites
- US12419056utility2025Integrated Circuit and Method for Manufacturing the Same0 cites
- US12419054utility2025Three-dimensional Memory Array with Local Line Selector0 cites
- US12419026utility2025Memory Structure0 cites
- US12419025utility2025Integrated Circuit Structure0 cites
- US12418982utility2025Laminated Structure with Pads and Manufacturing Method Thereof0 cites
- US12418294utility2025Logic Cell Structure and Integrated Circuit with the Logic Cell Structure0 cites
- US12418276utility2025Impedance Matching Circuit and Method0 cites
- US12418010utility2025Semiconductor Package with Improved Heat Distribution0 cites