- US12315812utility2025Semiconductor Structure Having High Breakdown Voltage Etch-stop Layer0 cites
- US12315809utility2025Via for Semiconductor Device and Method0 cites
- US12315811utility2025Graphene Barrier Layer for Reduced Contact Resistance0 cites
- US12315758utility2025Semiconductor Device and Method0 cites
- US12315759utility2025Finfet Device and Method of Forming Same0 cites
- US12315753utility2025Wafer Positioning Method and Apparatus0 cites
- US12315738utility2025Method of Forming a Gate Structure Including Semiconductor Material Implantation Into Dummy Gate Stack0 cites
- US12315731utility2025Integrated Circuit with Nanosheet Transistors with Metal Gate Passivation0 cites
- US12315720utility2025Method for Improving Surface of Semiconductor Device0 cites
- US12311501utility2025System and Method for Removing Debris During Chemical Mechanical Planarization0 cites
- US12315737utility2025Feature Patterning Using Pitch Relaxation and Directional End-pushing with Ion Bombardment0 cites
- US12310078utility2025Method of Forming Metal Gate Fin Electrode Structure by Etching Back Metal Fill0 cites
- US12308314utility2025Metal Loss Prevention in Conductive Structures0 cites
- US12310094utility2025Nano-sheet-based Complementary Metal-oxide-semiconductor Devices with Asymmetric Inner Spacers0 cites
- US12310057utility2025Semiconductor Devices Including Backside Vias and Methods of Forming the Same0 cites
- US12310255utility2025Structure and Method for an MRAM Device with a Multi-layer Top Electrode0 cites
- US12310248utility2025Diffusion Barrier Layer on Interconnection Vias for Magnetic Tunnel Junctions0 cites
- US12310096utility2025Method for Fabricating Semiconductor Structure with Cutting Depth Control0 cites
- US12310091utility2025Semiconductor Device and Method0 cites
- US12310050utility2025Semiconductor Structure and Method of Forming the Same0 cites