- US12317542utility2025Semiconductor Device with Backside Self-aligned Power Rail and Methods of Forming the Same0 cites
- US12317751utility2025Integrated Circuit0 cites
- US12317538utility2025Semiconductor Devices0 cites
- US12317754utility2025Magnetic Tunnel Junction Structures and Related Methods0 cites
- US12315854utility2025Integrated Circuit Package and Method0 cites
- US12317601utility2025Dual-port SRAM Structure0 cites
- US12317602utility2025Forming ESD Devices Using Multi-gate Compatible Processes0 cites
- US12317550utility2025Methods of Forming a Semiconductor Device with Corner Isolation Protection0 cites
- US12317535utility2025Independent Control of Stacked Semiconductor Device0 cites
- US12317528utility2025Gate Isolation Feature and Manufacturing Method Thereof0 cites
- US12317529utility2025Semiconductor Device0 cites
- US12317527utility2025Integrated Circuit with a Fin and Gate Structure and Method Making the Same0 cites
- US12317526utility2025Multi-gate Devices and Fabricating the Same with Etch Rate Modulation0 cites
- US12317551utility2025Semiconductor Devices Including Backside Power Rails and Methods of Manufacture0 cites
- US12317505utility2025Memory Array Including Epitaxial Source Lines and Bit Lines0 cites
- US12315831utility2025Package Structure and Manufacturing Method Thereof0 cites
- US12315812utility2025Semiconductor Structure Having High Breakdown Voltage Etch-stop Layer0 cites
- US12315809utility2025Via for Semiconductor Device and Method0 cites
- US12315811utility2025Graphene Barrier Layer for Reduced Contact Resistance0 cites
- US12315758utility2025Semiconductor Device and Method0 cites