- US12449734utility2025Lithography Apparatus and Method0 cites
- US12453174utility2025Integrated Circuits with Finfet Gate Structures0 cites
- US12446303utility2025Stacking CMOS Structure0 cites
- US12446305utility2025Uniform Gate Width for Nanostructure Devices0 cites
- US12446296utility2025Etch Profile Control of via Opening0 cites
- US12446284utility2025Memory Device and Method for Forming the Same0 cites
- US12446268utility2025Source and Drain Epitaxial Layers0 cites
- US12446210utility2025Memory Cell and Method0 cites
- US12444706utility2025Package Bonding Structures and Method of Formation0 cites
- US12444688utility2025Deep Trench Protection0 cites
- US12444676utility2025Self-aligned via for Interconnect Structure0 cites
- US12444657utility2025Wafer Processing Method0 cites
- US12444608utility2025Structure Having Gate Spacers with Projecting Portions Extending Into a Gate Dielectric0 cites
- US12444601utility2025Semiconductor Device and Method of Forming Thereof0 cites
- US12442978utility2025Photonic Package and Method of Manufacture0 cites
- US12439836utility2025Semiconductor Memory Devices with Electrically Isolated Stacked Bit Lines and Methods of Manufacture0 cites
- US12439648utility2025Transistor Gate Structures and Methods of Forming Thereof0 cites
- US12439837utility2025Via Structure and Methods of Forming the Same0 cites
- US12439680utility2025Multi-gate Device and Related Methods0 cites
- US12439666utility2025Semiconductor Device and Methods of Manufacture0 cites