- US12453165utility2025P-type Semiconductor Devices with Different Threshold Voltages and Methods of Forming the Same0 cites
- US12453164utility2025Dielectric Fins with Different Dielectric Constants and Sizes in Different Regions of a Semiconductor Device0 cites
- US12453161utility2025Semiconductor Device with Air-spacer0 cites
- US12453155utility2025Stacked Gate Spacers0 cites
- US12453154utility2025Dielectric Constant Reduction of Gate Spacer0 cites
- US12453153utility2025Work-function Layers in the Gates of Pfets0 cites
- US12453144utility2025Semiconductor Device Comprising First Etch Stop Layer Over First Conductive Feature Over Source/drain Region0 cites
- US12453118utility2025Inter-layer Dielectrics and Etch Stop Layers for Transistor Source/drain Regions0 cites
- US12453114utility2025Semiconductor Transistor Devices Having Double-sided Interconnect Structures0 cites
- US12453098utility2025Three-dimensional Memory Devices0 cites
- US12453070utility2025Finfet SRAM Cells with Dielectric Fins0 cites
- US12451438utility2025Low-noise Package and Method0 cites
- US12451435utility20253D Stacking Architecture Through TSV and Methods Forming Same0 cites
- US12451427utility2025Fuse Cell Structure0 cites
- US12451419utility2025Wafer-on-wafer Cascode HEMT Device0 cites
- US12451401utility2025Thermal Dissipation in Semiconductor Devices0 cites
- US12451396utility2025Semiconductor Package and Method of Forming Same0 cites
- US12451393utility2025Etch Stop Layer for Semiconductor Devices0 cites
- US12451390utility2025Trench Filling Through Reflowing Filling Material0 cites
- US12451366utility2025Semiconductor Package and Method of Forming Thereof0 cites