- US11855067utility2023Integrated Circuit Package and Method0 cites
- US11855072utility2023Integrated Standard Cell Structure0 cites
- US11855076utility2023Electrostatic Discharge (ESD) Array with Back End of Line (BEOL) Connection in a Carrier Wafer0 cites
- US11855079utility2023Integrated Circuit with Backside Trench for Metal Gate Definition0 cites
- US11855082utility2023Integrated Circuits with Finfet Gate Structures0 cites
- US11855084utility2023Integrated Circuits with Finfet Gate Structures0 cites
- US11855085utility2023Semiconductor Structure Cutting Process and Structures Formed Thereby0 cites
- US11855088utility2023Semiconductor Device Including Transistors Sharing Gates with Structures Having Reduced Parasitic Circuit0 cites
- US11855090utility2023High Performance Mosfets Having Varying Channel Structures0 cites
- US11855092utility2023Semiconductor Device and Method of Forming Same0 cites
- US11855094utility2023Finfet Devices with Dummy Fins Having Multiple Dielectric Layers0 cites
- US11855097utility2023Air Gap Formation Between Gate Spacer and Epitaxy Structure0 cites
- US11855118utility2023Image Sensor Device0 cites
- US11855132utility2023Multilayer Capacitor Electrode0 cites
- US11855140utility2023Gate Oxide of Nanostructure Transistor with Increased Corner Thickness0 cites
- US11855141utility2023Local Epitaxy Nanofilms for Nanowire Stack GAA Device0 cites
- US11855142utility2023Supportive Layer in Source/drains of Finfet Devices0 cites
- US11855144utility2023Source/drain Metal Contact and Formation Thereof0 cites
- US11855153utility2023Semiconductor Device and Method0 cites
- US11855155utility2023Semiconductor Device Having Contact Feature and Method of Fabricating the Same0 cites