- US11854897utility2023Asymmetric Source/drain Epitaxy0 cites
- US11854898utility2023Wrap-around Contact on Finfet0 cites
- US11854902utility2023Integrated Circuits with Buried Interconnect Conductors0 cites
- US11854904utility2023Different Source/drain Profiles for N-type Finfets and P-type Finfets0 cites
- US11854905utility2023Silicon and Silicon Germanium Nanowire Formation0 cites
- US11854907utility2023Contact Air Gap Formation and Structures Thereof0 cites
- US11854910utility2023Power Rails for Stacked Semiconductor Device0 cites
- US11854921utility2023Integrated Circuit Package and Method0 cites
- US11854986utility2023Chamfered Die of Semiconductor Package and Method for Forming the Same0 cites
- US11854962utility2023Via Structure and Methods Thereof0 cites
- US11854988utility2023Semiconductor Device and Method of Manufacture0 cites
- US11854994utility2023Redistribution Structure for Integrated Circuit Package and Method of Forming Same0 cites
- US11854996utility2023Method for Fabricating Semiconductor Device0 cites
- US11855008utility2023Stacking via Structures for Stress Reduction0 cites
- US11855012utility2023Devices and Methods for Enhancing Insertion Loss Performance of an Antenna Switch0 cites
- US11855015utility2023Polyimide Profile Control0 cites
- US11855017utility2023Semiconductor Device and Method0 cites
- US11855020utility2023Chiplets 3D Soic System Integration and Fabrication Methods0 cites
- US11855022utility2023Shielding Structures0 cites
- US11855040utility2023Ion Implantation with Annealing for Substrate Cutting0 cites