- US12474634utility2025Mask Synthesis Integrating Mask Fabrication Effects and Wafer Lithography Effects0 cites
- US12474976utility2025Computation of Weakly Connected Components in a Parallel, Scalable and Deterministic Manner0 cites
- US12475231utility2025Hardware Security Checks in Static Verification of Integrated Circuit Designs0 cites
- US12475295utility2025Machine-learning-based Power/ground (P/G) via Removal0 cites
- US12469527utility2025In Situ Delay Measurements on Integrated Circuits Using Live Data and Pulse Width Modulation0 cites
- US12469784utility2025Upsizing Buried Power Rails to Reduce Power Supply Resistance and Boost Cell Density Scaling0 cites
- US12468334utility2025Clock Signal Realignment for Emulation of a Circuit Design0 cites
- US12450408utility2025Machine Learning for Selecting Initial Source Shapes for Source Mask Optimization0 cites
- US12450415utility2025Library Design and Co-optimization with a Circuit Design0 cites
- US12450419utility2025Automatic Design Parameter Optimization for Electronic Circuit Designs with Operating Environment Coverage0 cites
- US12453129utility2025Stacked Nanosheet Device for Process and Performance Optimization0 cites
- US12443785utility2025Placing Hard Macros Using Machine Learning Predictions Trained on Different Circuit Designs0 cites
- US12446215utility2025One-time Programmable Bitcell with a Thermally Enhanced Rupture0 cites
- US12437134utility2025Deterministic Netlist Transformations in a Multi-processor Parallel Computing System0 cites
- US12438546utility2025Driver/inverter Using Lower Voltage Tolerant Devices0 cites
- US12430043utility2025Memory Protection Unit with Secure Delegation0 cites
- US12430486utility2025Combined Global and Local Process Variation Modeling0 cites
- US12431907utility2025Duty-cycle Matched Differential Clock Divider Circuit0 cites
- US12423491utility2025Identifying Association of Safety Related Ports to Their Safety Mechanisms Through Structural Analysis0 cites