- US12532544utility2026Split N-well Cells Having a Merged N-well Design0 cites
- US12510592utility2025Dynamically Configurable System-on-chip Network0 cites
- US12511237utility2025Memory Address Caching for Neural Networks0 cites
- US12512151utility2025Memory with Hybrid Write Assist Scheme0 cites
- US12505271utility2025Event-driven Tracing in Static Timing Analysis of Digital Circuit Designs0 cites
- US12505273utility2025Dividing a Chip Design Flow Into Sub-steps Using Machine Learning0 cites
- US12504449utility2025Supply Voltage Droop Detector0 cites
- US12493732utility2025Adiabatic Quantum-flux-parametron Placement0 cites
- US12494864utility2025Alignment Marker Acquisition Circuitry for a Communication System0 cites
- US12487631utility2025Gray Code Counter Enabled to Increment by Greater Than One0 cites
- US12488177utility2025Waveform Capture Using Multicycle Path Properties0 cites
- US12489021utility2025Determining a Density of Through-silicon Vias in Integrated Circuits0 cites
- US12488163utility2025In-situ Function Parameter Search Space Filtering for Machine Learning in Electronic Design Automation0 cites
- US12488169utility2025Performing Timing Constraint Equivalence Checking on Circuit Designs0 cites
- US12481213utility2025Mask Corner Rounding Effects in Three-dimensional Mask Simulations Using Feature Images0 cites
- US12481812utility2025Multi-machine Version Independent Hierarchical Verification0 cites
- US12481813utility2025Test Point Insertion in Analog Circuit Design Testing0 cites
- US12481814utility2025Performing Automatic Sign-off for Clock Gating Verification Using Toggle Cover Properties0 cites
- US12481816utility2025Constraint File-based Novel Framework for Net-based Checking Technique0 cites
- US12483378utility2025Transceiver Devices with Transmitter and Receiver Frequency Control0 cites