- US11775363utility2023System and Method for Auditing a Graph-based API0 cites
- US11775716utility2023High Speed, Low Hardware Footprint Waveform0 cites
- US11763059utility2023Net-based Wafer Inspection0 cites
- US11763053utility2023Coherent Observability and Controllability of Overlaid Clock and Data Propagation in Emulation and Prototyping0 cites
- US11764765utility2023Aging-resistant Schmitt Receiver Circuit0 cites
- US11762283utility2023Inverse Lithography and Machine Learning for Mask Synthesis0 cites
- US11763056utility2023Method and System for Custom Model Definition of Analog Defects in an Integrated Circuit0 cites
- US11755802utility2023Detecting Shared Rescources and Coupling Factors0 cites
- US11755799utility2023Diversifying Stimulus Generation in Constrained Random Simulation by Learning Distribution History0 cites
- US11748553utility2023Mask Rule Checking for Curvilinear Masks for Electronic Circuits0 cites
- US11750222utility2023Throughput Efficient Reed-solomon Forward Error Correction Decoding0 cites
- US11741287utility2023Prioritized Mask Correction0 cites
- US11742247utility2023Epitaxial Growth of Source and Drain Materials in a Complementary Field Effect Transistor (CFET)0 cites
- US11741282utility2023Reinforcement Learning-based Adjustment of Digital Circuits0 cites
- US11740288utility2023Localization of Multiple Scan Chain Defects per Scan Chain0 cites
- US11734482utility2023Visual Representation to Assess Quality of Input Stimulus in Transistor-level Circuits0 cites
- US11734080utility2023Memory Efficient and Scalable Approach to Stimulus (waveform) Reading0 cites
- US11734488utility2023System and Method to Process a Virtual Partition Cell Injected Into a Hierarchical Integrated Circuit Design0 cites
- US11734489utility2023Circuit Layout Verification0 cites
- US11727178utility2023Under Test Pin Location Driven Simultaneous Signal Grouping and Pin Assignment0 cites