- US11860751utility2024Deterministic Data Latency in Serializer/deserializer-based Design for Test Systems0 cites
- US11863170utility2024Unwanted Peak Reduction in Equalizer0 cites
- US11860531utility2024Skeleton Representation of Layouts for the Development of Lithographic Masks0 cites
- US11860227utility2024Machine Learning Delay Estimation for Emulation Systems0 cites
- US11861286utility2024Segregating Defects Based on Computer-aided Design (CAD) Identifiers Associated with the Defects0 cites
- US11853236utility2023Enriched Auto Command Feature for I3C Host Controller0 cites
- US11853680utility2023Incremental Routing Based Pin Assignment0 cites
- US11853668utility2023FPGA Implementation Interleaved with FPGA Overlay Architectures for Emulation0 cites
- US11853665utility2023Performing Hardware Description Language Transformations0 cites
- US11853662utility2023Machine-learning Enhanced Compiler0 cites
- US11847396utility2023Integrated Circuit Design Using Multi-bit Combinational Cells0 cites
- US11848676utility2023Interference Reducing Passive Transmission Line Receiver0 cites
- US11842132utility2023Multi-cycle Power Analysis of Integrated Circuit Designs0 cites
- US11842134utility2023Automated Determinaton of Failure Mode Distribution0 cites
- US11836425utility2023Engineering Change Orders with Consideration of Adversely Affected Constraints0 cites
- US11836433utility2023Memory Instance Reconfiguration Using Super Leaf Cells0 cites
- US11836000utility2023Automatic Global Clock Tree Synthesis0 cites
- US11836435utility2023Machine Learning Based Parasitic Estimation for an Integrated Circuit Chip Design0 cites
- US11836641utility2023Machine Learning-based Prediction of Metrics at Early-stage Circuit Design0 cites
- US11837280utility2023CFET Architecture for Balancing Logic Library and SRAM Bitcell0 cites