- US11977327utility2024Enforcing Mask Synthesis Consistency Across Random Areas of Integrated Circuit Chips0 cites
- US11979232utility2024Verification of Ethernet Hardware Based on Checksum Correction with Cyclic Redundancy Check0 cites
- US11977324utility2024Modifying Segments and Vertices of Mask Shapes for Mask Synthesis0 cites
- US11972192utility2024Superseding Design Rule Check (DRC) Rules in a Drc-correct Interactive Router0 cites
- US11972191utility2024System and Method for Providing Enhanced Net Pruning0 cites
- US11973508utility2024Phase Mixer Non-linearity Measurement Within Clock and Data Recovery Circuitry0 cites
- US11973497utility2024Parameterized Superconducting Multi-row Circuit0 cites
- US11972193utility2024Automatic Elastic CPU for Physical Verification0 cites
- US11966677utility2024Emulation Performance Analysis Using Abstract Timing Graph Representation0 cites
- US11966678utility2024Modelling Timing Behavior Using Augmented Sensitivity Data for Physical Parameters0 cites
- US11962676utility2024Phase Mixer Non-linearity Compensation Within Clock and Data Recovery Circuitry0 cites
- US11960811utility2024Partitioning in Post-layout Circuit Simulation0 cites
- US11954485utility2024Classification of Programming Language Code Into Basic Constructs of Source Code and Non-source Code0 cites
- US11947885utility2024Low-power Static Signoff Verification from Within an Implementation Tool0 cites
- US11949421utility2024Two-step Duty-cycle Correction for High-speed Clocks in Communications Systems0 cites
- US11947946utility2024Intelligent Software Development, Security, and Operations Workflow0 cites
- US11947480utility2024Universal Serial Bus Scheduling Using Real Time Data0 cites
- US11942936utility2024Energy-efficient SFQ Logic Biasing Technique0 cites
- US11941339utility2024Automated Equal-resistance Routing in Compact Pattern0 cites
- US11943369utility2024Technology Validation and Ownership0 cites