- US12082403utility2024One Time Programmable Bitcell with Select Device in Isolated Well0 cites
- US12074593utility2024High-voltage Tolerant Multiplexer0 cites
- US12074597utility2024Fail-safe Protection Architecture for High Voltage Tolerant Input/output Circuit0 cites
- US12073156utility2024Propagating Physical Design Information Through Logical Design Hierarchy of an Electronic Circuit0 cites
- US12073876utility2024Memory Clock Level-shifting Buffer with Extended Range0 cites
- US12067091utility2024Hardware-based Obfuscation of Digital Data0 cites
- US12057840utility2024Complementary Single-ended to Differential Converter with Weighed Interpolation0 cites
- US12051481utility2024Automatic Tracking for Clock Synchronization Based on Delay Line Adjustment0 cites
- US12045158utility2024Test Case Selection and Ordering with Covert Minimum Set Cover for Functional Qualification0 cites
- US12045124utility2024Machine Learning Technique to Diagnose Software Crashes0 cites
- US12045167utility2024Conversion of a Clean Unique Request to a Read Unique Request by a Memory Coherency Manager Circuit0 cites
- US12041858utility2024Josephson Junction Structures0 cites
- US12038812utility2024Memory Safety Interface Configuration0 cites
- US12038780utility2024Phase Mismatch Detection for a Multiphase System0 cites
- US12034458utility2024Throughput Efficient Reed-solomon Forward Error Correction Decoding0 cites
- US12032510utility2024Self-recovery Mechanism for Multi-hosts and Multi-devices Emulation and Prototyping System Bus0 cites
- US12032887utility2024In-graph Causality Ranking for Faults in the Design of Integrated Circuits0 cites
- US12032889utility2024Fast Effective Resistance Estimation Using Machine Learning Regression Algorithms0 cites
- US12032894utility2024System and Method for Synchronizing Net Text Across Hierarchical Levels0 cites