- US12602329utility2026Atomic Memory Operations for Address Translation0 cites
- US12591527utility2026Integrated Circuit Generation with Improved Interconnect0 cites
- US12566606utility2026Prefetching Cache Blocks Based on an Address for a Group and a Bit Field0 cites
- US12561246utility2026Virtualized Caches0 cites
- US12554504utility2026Dependency Tracking and Chaining for Vector Instructions0 cites
- US12554650utility2026Store-to-load Forwarding for Processor Pipelines0 cites
- US12530197utility2026Vector Instruction Processing After Primary Decode0 cites
- US12493465utility2025Vector Load Store Operations in a Vector Pipeline Using a Single Operation in a Load Store Unit0 cites
- US12493551utility2025Cache Coherency State Request Vector Encoding and Use Thereof0 cites
- US12487829utility2025Macro-op Fusion for Pipelined Architectures0 cites
- US12475284utility2025Integrated Circuit Generation Using an Integrated Circuit Shell0 cites
- US12468540utility2025Technologies for Prediction-based Register Renaming0 cites
- US12436770utility2025Window-based Control for Instruction Issue in an Out-of-order Processor0 cites
- US12437121utility2025Efficient Processing of Masked Memory Accesses0 cites
- US12430252utility2025Data Storage in Non-inclusive Cache0 cites
- US12430132utility2025Technologies for Interconnect Address Remapper with Event Recognition and Register Management0 cites
- US12423099utility2025Stateful Vector Group Permutation with Storage Reuse0 cites
- US12417103utility2025Fusion with Destructive Instructions0 cites
- US12417163utility2025Selectable Granularity Performance Monitor0 cites
- US12399721utility2025Debug in System on a Chip with Securely Partitioned Memory Space0 cites
Page 1 of 4Next →