- US12376368utility2025Method for Making Semi-floating Gate Transistor with Three-gate Structure0 cites
- US12369395utility2025Method for Growing Multiple Layers of Source Drain Epitaxial Silicon in FDSOI Process0 cites
- US12339202utility2025Method of Failure Analysis for Defect Locations0 cites
- US12340854utility2025Multilevel Voltage Detector Circuit0 cites
- US12341029utility2025Wet Clean Apparatus for Single Wafer0 cites
- US12326664utility2025Dose Mapper Method0 cites
- US12308232utility2025Epitaxial Growth Method for FDSOI Hybrid Region0 cites
- US12308281utility2025Method for Manufacturing Isolation Structure of Hybrid Epitaxial Area and Active Area in FDSOI0 cites
- US12295153utility2025Method for Manufacturing Metal Gate of PMOS0 cites
- US12284824utility2025Method for Manufacturing Metal Gate0 cites
- US12276920utility2025Method for Avoiding Damage to Overlay Metrology Mark0 cites
- US12260924utility2025Testability Circuit and Read and Write Path Decoupling Circuit of SRAM0 cites
- US12224176utility2025Method for Forming Fin Structure in Fin Field Effect Transistor Process and Fin Structure0 cites
- US12198061utility2025Method and Apparatus for Predicting Yield of Semiconductor Devices0 cites
- US12198771utility2025Fuse Link Programming Cell, Programming Circuit, Control Circuit, and Array0 cites
- US12148670utility2024Method for Manufacturing Fin Field Effect Transistor0 cites
- US12136551utility2024Method for Forming Finfet Super Well0 cites
- US12062659utility2024Finfet Standard Cell with Double Self-aligned Contacts and Method Therefor0 cites
- US12044723utility2024Circuit for Temperature Stress Test for Memory Chips0 cites
- US12046518utility2024Method for Manufacturing Fin Field Effect Transistor0 cites