- US11923321utility2024Three-dimensional Memory Device Including Dielectric Rails for Warpage Reduction and Method of Making the Same0 cites
- US11925027utility2024Three-dimensional Memory Device Including Sense Amplifiers Having a Common Width and Separation0 cites
- US11915769utility2024Non-volatile Memory with Isolation Latch Shared Between Data Latch Groups0 cites
- US11916549utility2024Two-stage High Speed Level Shifter0 cites
- US11907200utility2024Persistent Memory Management0 cites
- US11907545utility2024On-the-fly Multiplexing Scheme for Compressed Soft Bit Data in Non-volatile Memories0 cites
- US11901007utility2024Positive TCO Voltage to Dummy Select Transistors in 3D Memory0 cites
- US11901015utility2024Voltage Kick for Improved Erase Efficiency in a Memory Device0 cites
- US11901016utility2024Fast Open Block Erase in Non-volatile Memory Structures0 cites
- US11901018utility2024Sense Amplifier Structure for Non-volatile Memory with Neighbor Bit Line Local Data Bus Data Transfer0 cites
- US11901019utility2024Use of Data Latches for Compression of Soft Bit Data in Non-volatile Memories0 cites
- US11901905utility2024Receiver Side Setup and Hold Calibration0 cites
- US11903190utility2024Three-dimensional Memory Device with Plural Channels per Memory Opening and Methods of Making the Same0 cites
- US11903218utility2024Bonded Memory Devices and Methods of Making the Same0 cites
- US11894037utility2024First Fire and Cold Start in Memories with Threshold Switching Selectors0 cites
- US11894051utility2024Temperature-dependent Word Line Voltage and Discharge Rate for Refresh Read of Non-volatile Memory0 cites
- US11894056utility2024Non-volatile Memory with Efficient Word Line Hook-up0 cites
- US11894080utility2024Time-tagging Read Levels of Multiple Wordlines for Open Block Data Retention0 cites
- US11894062utility2024Semi-circle Drain Side Select Gate Maintenance by Selective Semi-circle Dummy Word Line Program0 cites
- US11894064utility2024Sub-block Mode for Non-volatile Memory0 cites