- US12346198utility2025Selectable Multi-stage Error Detection and Correction0 cites
- US12346283utility2025Interface Clock Management0 cites
- US12346567utility2025Partial Array Refresh Timing0 cites
- US12346604utility2025Stacked Device Communication0 cites
- US12346608utility2025Asynchronous Arbitration Across Clock Domains for Register Writes in an Integrated Circuit Chip0 cites
- US12347479utility2025Command-triggered Data Clock Distribution Mode0 cites
- US12347480utility2025Memory System with Multiple Open Rows per Bank0 cites
- US12340085utility2025Data Buffer for Memory Devices with Unidirectional Ports0 cites
- US12340123utility2025Memory Systems, Modules, and Methods for Improved Capacity0 cites
- US12341569utility2025Wireline Link with Crosstalk Reduction Based on Controlled Channel Delay0 cites
- US12332709utility2025Multi-element Memory Device with Power for Individual Elements0 cites
- US12326751utility2025Drift Detection in Timing Signal Forwarded from Memory Controller to Memory Device0 cites
- US12327049utility2025Stacked Memory Device with Paired Channels0 cites
- US12327042utility2025Securing Dynamic Random Access Memory (DRAM) Contents to Non-volatile in a Persistent Memory Module0 cites
- US12327590utility2025Hybrid Volatile and Non-volatile Memory Device0 cites
- US12328070utility2025Constant-on-time Power Converter with Adaptive Interleaving0 cites
- US12328074utility2025Constant-on-time Power Converter with Single-phase and Multi-phase Operation0 cites
- US12321268utility2025Far Memory Allocator for Data Center Stranded Memory0 cites
- US12321502utility2025Integrity and Data Encryption (IDE) Buffer Device with Low-latency Containment Mode0 cites
- US12321234utility2025Energy Efficient Storage of Error-correction-detection Information0 cites