- US12412603utility2025Flexible Metadata Allocation and Caching0 cites
- US12399636utility2025Multi-modal Refresh of Dynamic, Random-access Memory0 cites
- US12401393utility2025Configurable, Power Supply Voltage Referenced Single-ended Signaling with ESD Protection0 cites
- US12393531utility2025Quad-channel DRAM0 cites
- US12393547utility2025Interface with Variable Data Rate0 cites
- US12394471utility2025Memory System Topologies Including a Memory Die Stack0 cites
- US12394500utility2025Memory System with Error Detection0 cites
- US12395173utility2025Integrated Circuit That Applies Different Data Interface Terminations During and After Write Data Reception0 cites
- US12386551utility2025Low Overhead Page Recompression0 cites
- US12386763utility2025Protocol Including Selective Output by Memory of a Timing Reference Signal0 cites
- US12379858utility2025Memory Module with Persistent Calibration0 cites
- US12379955utility2025Stall-driven Multi-processing0 cites
- US12374388utility2025Buffered Dynamic Random Access Memory Device0 cites
- US12375109utility2025Integration of Compression Algorithms with Error Correction Codes0 cites
- US12373333utility2025Memory System with Activate-leveling Method0 cites
- US12367921utility2025System Application of DRAM Component with Cache Mode0 cites
- US12367159utility2025Low Latency Memory Access0 cites
- US12353337utility2025Methods and Circuits for Aggregating Processing Units and Dynamically Allocating Memory0 cites
- US12353283utility2025Serial Presence Detect Reliability0 cites
- US12346188utility2025Optimizing Power in a Memory Device0 cites