- US11955200utility2024Dram Interface Mode with Improved Channel Integrity and Efficiency at High Signaling Rates0 cites
- US11955971utility2024Integrated Transmitter Slew Rate Calibration0 cites
- US11955161utility2024Command-triggered Data Clock Distribution Mode0 cites
- US11955165utility2024Memories and Memory Components with Interconnected and Redundant Data Interfaces0 cites
- US11955198utility2024Area-efficient, Width-adjustable Signaling Interface0 cites
- US11947468utility2024Memory Access During Memory Calibration0 cites
- US11947474utility2024Multi-mode Memory Module and Memory Component0 cites
- US11948619utility2024Protocol for Memory Power-mode Control0 cites
- US11949539utility2024Burst-tolerant Decision Feedback Equalization0 cites
- US11947471utility2024Unsuccessful Write Retry Buffer0 cites
- US11941369utility2024Dual-domain Combinational Logic Circuitry0 cites
- US11941256utility2024Maintenance Operations in a DRAM0 cites
- US11940857utility2024Multi-element Memory Device with Power Control for Individual Elements0 cites
- US11942182utility2024Memory and System Supporting Parallel and Serial Access Modes0 cites
- US11934654utility2024Memory Device Having Hidden Refresh0 cites
- US11928020utility2024Memory Error Detection0 cites
- US11922066utility2024Stacked Device Communication0 cites
- US11921650utility2024Dedicated Cache-related Block Transfer in a Memory System0 cites
- US11921576utility2024Memory Device and Repair Method with Column-based Error Code Tracking0 cites
- US11921642utility2024Methods and Apparatuses for Addressing Memory Caches0 cites