- US12068751utility2024Systems and Techniques for Jitter Reduction0 cites
- US12068282utility2024Hybrid Metallic Structures in Stacked Semiconductor Devices and Associated Systems and Methods0 cites
- US12068240utility2024Capacitor in a Three-dimensional Memory Structure0 cites
- US12068192utility2024Architecture of Three-dimensional Memory Device and Methods Regarding the Same0 cites
- US12068055utility2024Managing Performance and Service Life Prediction for a Memory Subsystem Using Environmental Factors0 cites
- US12068052utility2024Preserving Blocks Experiencing Program Failure in Memory Devices0 cites
- US12068037utility2024Managing Sub-block Erase Operations in a Memory Sub-system0 cites
- US12068036utility2024Adaptive Erase Pulse Width Modulation Based on Erase Suspend During Erase Pulse Ramping Period0 cites
- US12068021utility2024Low Power Clock Injection During Idle Mode Operations0 cites
- US12068017utility2024Configurable Input for an Amplifier0 cites
- US12068016utility2024Unbalanced Programmed Data States in Memory0 cites
- US12067418utility2024Thread Creation on Local or Remote Compute Elements by a Multi-threaded, Self-scheduling Processor0 cites
- US12067290utility2024On-die Cross-temperature Management for a Memory Device0 cites
- US12067281utility2024Modifying Access Operations Based on Temperature Projections0 cites
- US12067270utility2024Memory Device Security and Row Hammer Mitigation0 cites
- US12067264utility2024Power Efficient Codeword Scrambling in a Non-volatile Memory Device0 cites
- US12067257utility2024Testing Operations for Memory Systems0 cites
- US12067255utility2024Error Detection for Programming Single Level Cells0 cites