- US12073094utility2024Memory Physical Presence Security Identification0 cites
- US12073090utility2024Cache-assisted Row Hammer Mitigation0 cites
- US12073088utility2024Quality of Service for the Multiple Functions in Memory Devices0 cites
- US12073084utility2024Data Masking for Pulse Amplitude Modulation0 cites
- US12073110utility2024Sequence Alignment with Memory Arrays0 cites
- US12073112utility2024Enabling Memory Access Transactions for Persistent Memory0 cites
- US12072811utility2024Namespace Level Valid Translation Unit Count0 cites
- US12072767utility2024Error Information Storage for Boot-up Procedures0 cites
- US12072766utility2024Data Protection and Recovery0 cites
- US12072764utility2024Command and Data Path Error Protection0 cites
- US12072762utility2024Error-handling Management During Copyback Operations in Memory Devices0 cites
- US12072761utility2024Memory Sub-system Addressing for Data and Additional Data Portions0 cites
- US12069848utility2024Sense Line and Cell Contact for Semiconductor Devices0 cites
- US12069847utility2024Thin Film Transistor Deck Selection in a Memory Device0 cites
- US12069856utility2024Methods of Forming Electronic Devices Using Materials Removable at Different Temperatures0 cites
- US12067767utility2024Buses for Pattern-recognition Processors0 cites
- US12069853utility2024Memory Device Having Shared Access Line for 2-transistor Vertical Memory Cell0 cites
- US12068050utility2024Glitch Detection Redundancy0 cites