- US12288810utility2025Backside Contact Structures and Fabrication for Metal on Both Sides of Devices0 cites
- US12289362utility2025Multi-tenant Isolated Data Regions for Collaborative Platform Architectures0 cites
- US12289239utility2025Dynamic Load Balancing for Multi-core Computing Environments0 cites
- US12289301utility2025Protecting Data Transfer Between a Secure Application and Networked Devices0 cites
- US12288821utility2025Semiconductor Device Having Tipless Epitaxial Source/drain Regions0 cites
- US12289161utility2025Clock Manager Monitoring for Time Synchronized Networks0 cites
- US12288813utility2025Gate-all-around Integrated Circuit Structures Having Insulator Fin on Insulator Substrate0 cites
- US12288808utility2025High Aspect Ratio Source or Drain Structures with Abrupt Dopant Profile0 cites
- US12288807utility2025Amorphization and Regrowth of Source-drain Regions from the Bottom-side of a Semiconductor Assembly0 cites
- US12288803utility2025Transistor with Isolation Below Source and Drain0 cites
- US12288789utility2025Gate-all-around Integrated Circuit Structures Having Devices with Source/drain-to-substrate Electrical Contact0 cites
- US12288751utility2025Microelectronic Assemblies0 cites
- US12288750utility2025Conformal Power Delivery Structure for Direct Chip Attach Architectures0 cites
- US12288746utility2025Skip Level Vias in Metallization Layers for Integrated Circuit Devices0 cites
- US12288744utility2025Microelectronic Assemblies Having Conductive Structures with Different Thicknesses on a Core Substrate0 cites
- US12288740utility2025Semiconductor Package with Hybrid Mold Layers0 cites
- US12288534utility2025Balancing Alternate Frame Times on a Variable Refresh Rate Display0 cites
- US12288287utility2025Graphics System with Additional Context0 cites
- US12288284utility2025Dynamic Routing of Texture Loads in Graphics Processing0 cites
- US12288283utility2025Out-of-order Pixel Shading and Rasterization0 cites