- US11810633utility2023Receiver Training of Reference Voltage and Equalizer Coefficients0 cites
- US11803687utility2023Interactive Cross-section Parameterized Cell for Wire in Circuit Design0 cites
- US11803684utility2023Relative Placement by Application of Layered Abstractions0 cites
- US11804846utility2023Phase-locked Loop with Phase Information Multiplication0 cites
- US11797747utility2023Identifying Redundant Logic Based on Clock Gate Enable Condition0 cites
- US11790147utility2023System and Method for Routing in an Electronic Design0 cites
- US11790149utility2023System and Method for Tracing Nets Across Multiple Fabrics in an Electronic Design0 cites
- US11775723utility2023Methods, Systems, and Computer Program Products for Efficiently Implementing a 3D-IC0 cites
- US11775719utility2023Cell Instance Charge Model for Delay Calculation0 cites
- US11777491utility2023Continuous Time Linear Equalizer with Active Inductor0 cites
- US11763050utility2023System, Method, and Computer Program Product for Augmented Reality Circuit Design0 cites
- US11757458utility2023Digital Phase-locked Loop Circuit0 cites
- US11748534utility2023System and Method for Glitch Power Estimation0 cites
- US11748539utility2023Converting Analog Variable Delay in Real Number Modeling Code to Cycle-driven Simulation Interface Code0 cites
- US11740284utility2023Diagnosing Multicycle Faults And/or Defects with Single Cycle ATPG Test Patterns0 cites
- US11740973utility2023Instruction Error Handling0 cites
- US11734485utility2023Routing Congestion Based on Fractional via Cost and via Density0 cites
- US11736230utility2023Digitally-controlled Quadrature Correction Loop0 cites
- US11719749utility2023Method and System for Saving and Restoring of Initialization Actions on Dut and Corresponding Test Environment0 cites