- US11876521utility2024Dynamically Updated Delay Line0 cites
- US11876650utility2024Multi-stage Equalizer for Inter-symbol Interference Cancellation0 cites
- US11868241utility2024Method and System for Optimizing a Verification Test Regression0 cites
- US11868695utility2024Driver Resizing Using a Transition-based Pin Capacitance Increase Margin0 cites
- US11868698utility2024Context-aware Circuit Design Layout Construct0 cites
- US11868786utility2024Systems and Methods for Distributed and Parallelized Emulation Processor Configuration0 cites
- US11861277utility2024System and Method for Routing in an Electronic Design0 cites
- US11861452utility2024Quantized Softmax Layer for Neural Networks0 cites
- US11861492utility2024Quantizing Trained Neural Networks with Removal of Normalization0 cites
- US11847392utility2023Method, Product, and System for Dynamic Design Switching for High Performance Mixed Signal Simulation0 cites
- US11842130utility2023Model-based Simulation Result Predictor for Circuit Design0 cites
- US11829241utility2023Serializing and Deserializing Stage Testing0 cites
- US11829276utility2023System and Method for Monitoring Compliance Patterns0 cites
- US11829852utility2023System, Method, and Computer Program Product for Predicting Pin Placement in an Electronic Design0 cites
- US11831153utility2023High-bandwidth Signal Driver/receiver0 cites
- US11831315utility2023Low Power Current Mode Logic0 cites
- US11831323utility2023Methods and Circuits for Reducing Clock Jitter0 cites
- US11831474utility2023Methods and Circuits for Decision-feedback Equalization Using Compensated Decision Regions0 cites
- US11811362utility2023Voltage Controlled Oscillator (VCO) with Adaptive Temperature Compensation0 cites