- US12443784utility2025System and Method for Dual Model Electromagnetic Modeling in an Electronic Circuit Design0 cites
- US12437141utility2025System and Method for Formal Verification of a Multi-cycle Path Circuit0 cites
- US12430474utility2025Locking Mechanism and Core Wrapping for IP Core0 cites
- US12430489utility2025Restructuring Algorithm for Including User-specified Clock Instances in a Post-cts Clock Tree0 cites
- US12423499utility2025Resistance and Capacitance Aware Preferred Layer Trimming0 cites
- US12423501utility2025Skewing Level Limited Clock Tree0 cites
- US12423504utility2025Adaptive Path Based Analysis Process0 cites
- US12425032utility2025Ring Voltage Controlled Oscillator-based Phase Locked Loop with Dual Charge Pump Architecture0 cites
- US12417029utility2025Memory View for Memory Module0 cites
- US12412014utility2025IC Chip with IC Design Modification Detection0 cites
- US12413213utility2025Efficient Clocking Structures for High-speed Systems Using Hybrid Digital Delay Lanes0 cites
- US12406118utility2025System and Method for Managing Serial Lanes in a Multi-user Emulation System0 cites
- US12400059utility2025Logic Sharing Maximization Using Non-unique Matrix Representation0 cites
- US12393246utility2025Power Consumption Estimation of Memory Under Test0 cites
- US12393760utility2025Wire Density-aware Layer Assignment0 cites
- US12393763utility2025Timing-based Layer Assignment0 cites
- US12388432utility2025Select Signal Duty Cycle Adjustment0 cites
- US12375091utility2025Oscillator Amplitude Calibration0 cites
- US12367335utility2025Method and System to Facilitate Review of Schematics for an Electronic Design0 cites
- US12355451utility2025Phase Locked Loop Filter Circuitry0 cites