- US12536362utility2026API for Restructuring a Post-cts Clock Tree to Include User-identified Clock Instances0 cites
- US12536364utility2026Fanout-based Combinational Loop Emulation0 cites
- US12537514utility2026Programmable Circuit to Cancel Frequency Drift0 cites
- US12537035utility2026System and Method for Strobe-based Read Path Clocking0 cites
- US12511462utility2025Physical Awareness of Test-point Sharing in a Circuit Design0 cites
- US12505276utility2025Method and System to Facilitate Schematics for an Electronic Design0 cites
- US12505274utility2025Detecting and Modeling via During Global Routing0 cites
- US12505277utility2025Cell-based Pin Access Location Generation0 cites
- US12504929utility2025Architecture to Transmit Data Across Virtualized Environments via Shared Memory0 cites
- US12487905utility2025User Interface for Formal Verification of Computer Instructions for Compatibility with a Compiler Architecture0 cites
- US12488176utility2025Systems and Methods for Reducing Test Point Power Consumption in a Circuit Design0 cites
- US12481811utility2025Circuit Design Modification Based on Timing Tradeoff0 cites
- US12483248utility2025LFPS Pulse Detection Using Unit Interval Adjustment Based on Average Pulse Width0 cites
- US12475282utility2025Cross-querying Between Distributed Interactive Applications0 cites
- US12475286utility2025System and Method for Comparing Circuit Design Constraint Sets0 cites
- US12475288utility2025Clock-based Test-point Flop Sharing in a Circuit Design0 cites
- US12476626utility2025System and Method for Skew-tolerant, Glitch-free Multiplexing with Auto-strobe Burst Detection0 cites
- US12476653utility2025Methods and Circuits for Inner-eye Timing Center Detection and Clock Phase Alignment0 cites
- US12468875utility2025Method and System to Implement Altitude Based I/O Re-layering for Electronic and Photonic Designs0 cites
- US12461748utility2025Method and Apparatus for Encoding of Processor Instruction Set0 cites