Youngbog Yoon

1 Patent

• US124559972025

  Method for Generating a Layout of an Integrated Circuit

  IUCF-HYU (Industry-university Cooperation Foundation Hanyang University)

  0 cites