Yosinori Watanabe

2 Patents

• US118682412024

  Method and System for Optimizing a Verification Test Regression

  Cadence Design Systems, Inc.

  0 cites
• US117485392023

  Converting Analog Variable Delay in Real Number Modeling Code to Cycle-driven Simulation Interface Code

  Cadence Design Systems, Inc.

  0 cites