Vishwani D. Agrawal

1 Patent

• US123062472025

  System and Method for Optimizing Fault Coverage Based on Optimized Test Point Insertion Determinations for Logical Circuits

  Auburn University

  0 cites