15 Patents
- 0 cites
- US123666052025Area, Cost, and Time-effective Scan Coverage Improvement
Stmicroelectronics International N.V.
0 cites - 0 cites
- US123457642025Test Pattern Generation Using Multiple Scan Enables
STMICROELECTRONICS INTERNATIONAL N.V.
0 cites - US122724162025ATPG Testing Method for Latch Based Memories, for Area Reduction
Stmicroelectronics International N.V.
0 cites - US122039822025System and Method for Parallel Testing of Electronic Device
Stmicroelectronics International N.V.
0 cites - US121469112024TVF Transition Coverage with Self-test and Production-test Time Reduction
Stmicroelectronics International N.V.
0 cites - US120207602024ATPG Testing Method for Latch Based Memories, for Area Reduction
Stmicroelectronics International N.V.
0 cites - US119830252024Reset and Safe State Logic Generation in Dual Power Flow Devices
STMICROELECTRONICS INTERNATIONAL N.V.
0 cites - 0 cites
- 0 cites
- 0 cites
- US116809822023Automatic Test Pattern Generation Circuitry in Multi Power Domain System on a Chip
Stmicroelectronics International N.V.
0 cites - US115573642023ATPG Testing Method for Latch Based Memories, for Area Reduction
Stmicroelectronics International N.V.
0 cites - US115503482023Methods and Devices for Bypassing a Voltage Regulator
Stmicroelectronics International N.V.
0 cites