1 Patent
- US125305142026Method of Designing Ternary Logic Circuit Using Mosfets Having Depletion-mode and Multi-vths, and Device and Recording Medium for Performing the Same
KYUNGPOOK NATIONAL UNIVERSITY INDUSTRY-ACADEMIC COOPERATION FOUNDATION
0 cites