12 Patents
- 0 cites
- US125686512026Semiconductor Structure Having Stacked Gates and Method of Manufacture Thereof
Tokyo Electron Limited
0 cites - US125686772026Method of Self-aligned Dielectric Wall Formation for Forksheet Application
Tokyo Electron Limited
0 cites - 0 cites
- 0 cites
- US123362742025Self-aligned Method for Vertical Recess for 3D Device Integration
Tokyo Electron Limited
0 cites - US122725582025Selective and Isotropic Etch of Silicon Over Silicon-germanium Alloys and Dielectrics; via New Chemistry and Surface Modification
Tokyo Electron Limited
0 cites - 0 cites
- 0 cites
- 0 cites
- US1163167120233D Complementary Metal Oxide Semiconductor (CMOS) Device and Method of Forming the Same
Tokyo Electron Limited
0 cites - US115574792023Methods for EUV Inverse Patterning in Processing of Microelectronic Workpieces
TOKYO ELECTRON LIMITED
0 cites